

1 What is claimed is:

2  
3 1. A method of converting code to a hardware realization, the method comprising steps of:  
4 receiving user code including at least one algorithm specification, at least one data  
5 representation specification, and at least one data communication specification; and  
6 compiling the user code, wherein the user code is used to create a digital circuit.  
7

8 2. The method of claim 1, wherein the step of compiling further comprises steps of:  
9 compiling the user code to generate a netlist; and  
10 mapping the netlist using physical design tools for creating the digital circuit.

11  
12 3. The method of claim 1, further comprising a step of creating the digital circuit based on  
13 the user code.  
14

15 4. The method of claim 3, wherein the step of creating further comprises steps of:  
16 creating configuration data; and  
17 subsequently configuring an FPGA.  
18

19 5. The method of claim 3, wherein the step of creating further comprises creating a  
20 specification for one of a custom-designed VLSI chip and a standard cell VLSI chip.  
21

22 6. The method of claim 1, wherein the step of compiling further comprises retrieving  
23 information from libraries, the information being associated with the at least one algorithm  
24 specification, the at least one data representation specification, and the at least one data  
25 communication specification.  
26

27 7. The method of claim 1, wherein the at least one algorithm specification includes at least  
28 one variable having a defined set of values not varying by platform and at least one operator  
29 having a function not varying by platform.  
30

1 8. The method of claim 1, wherein the at least one data representation specification includes  
2 one of 2's-complement, signed-digit, and fully-redundant carry-save for each variable in the at  
3 least one algorithm specification.

4  
5 9. The method of claim 1, wherein the at least one data communication specification  
6 includes one of bit-serial, digit-serial and fully-parallel for each variable in the at least one  
7 algorithm specification.

8  
9 10. The method of claim 1, wherein the step of receiving the user code further comprising  
10 receiving selections of the at least one algorithm specification, the at least one data  
11 representation specification, and the at least one data communication specification from a  
12 graphical user interface (GUI).

13  
14 11. The method of claim 1, wherein the at least one algorithm specification, the at least one  
15 data representation specification, and the at least one data communication specification are  
16 independent and each of these specifications are modifiable without affecting the others.

17  
18 12. A method of converting code to a hardware realization, the method comprising steps of:  
19 receiving user code;  
20 identifying variables used in an operation in the user code, the operation including at least  
21 one operator;  
22 identifying a set of assumable values for each of the identified variables;  
23 calculating a set of assumable values for other variables holding the results of the  
24 operation based on the identified set of assumable values; and  
25 compiling the user code, wherein the user code is used to create a digital circuit.

26  
27 13. The method of claim 12, wherein the user code further includes at least one algorithm  
28 specification, at least one data representation specification, and at least one data communication  
29 specification.

1 14. The method of claim 13, wherein the at least one data representation specification  
2 includes one of 2's-complement, signed-digit, and fully-redundant carry-save for each variable in  
3 the at least one algorithm specification.

4  
5 15. The method of claim 13, wherein the at least one algorithm specification, the at least one  
6 data representation specification, and the at least one data communication specification are  
7 independent, such that each of these specifications are modifiable without affecting the others.

8  
9 16. A system operable to create a digital circuit, the system comprises:  
10 a compiler compiling user code, the user code including at least one algorithm  
11 specification, at least one data representation specification, and at least one data communication  
12 specification; and  
13 a digital circuit created from the compiled user code.

14  
15 17. The system of claim 16, further comprising a plurality of libraries connected to the  
16 compiler, the plurality of libraries including information associated with the at least one  
17 algorithm specification, the at least one data representation specification, and the at least one data  
18 communication specification, wherein the compiler retrieves the information to compile the user  
19 code.

20  
21 18. The system of claim 16, wherein the compiler compiles the user code to generate a netlist  
22 that lists components in the digital circuit.

23  
24 19. The system of claim 18, further comprising physical design tools, the physical design  
25 tools being used to create the digital circuit from the netlist.

26  
27 20. The system of claim 16, wherein the at least one algorithm specification includes  
28 variables and an operator in an operation in the user code, and each of the variables includes an  
29 identifiable set of assumable values to be used in the operation.

21. The system of claim 20, wherein the compiler is operable to calculate a set of assumable values for a variable in the operation performed by an operator holding a result of the operation based on the identified set of assumable values for the variables used in the operation.

10051078.042202